ABSTRACT: Transition metal dichalcogenides, particularly MoS 2 , have recently received enormous interest in explorations of the physics and technology of nanodevice applications because of their excellent optical and electronic properties. Although monolayer MoS 2 has been extensively investigated for various possible applications, its difficulty of fabrication renders it less appealing than multilayer MoS 2 . Moreover, multilayer MoS 2 , with its inherent high electronic/photonic state densities, has higher output driving capabilities and can better satisfy the ever-increasing demand for versatile devices. Here, we present multilayer MoS 2 back-gate thin-film transistors (TFTs) that can achieve a relatively low subthreshold swing of 0.75 V/decade and a high mobility of 41 cm , which exceeds the typical mobility value of state-of-the-art amorphous silicon-based TFTs by a factor of 80. Ag and Au electrode-based MoS 2 TFTs were fabricated by a convenient and rapid process. Then we performed a detailed analysis of the impacts of metal contacts and MoS 2 film thickness on electronic performance. Our findings show that smoother metal contacts exhibit better electronic characteristics and that MoS 2 film thickness should be controlled within a reasonable range of 30−40 nm to obtain the best mobility values, thereby providing valuable insights regarding performance enhancement for MoS 2 TFTs. Additionally, to overcome the limitations of the conventional fabrication method, we employed a novel approach known as optically induced electrodeposition (OIE), which allows the flexible and precise patterning of metal films and enables rapid and mask-free device fabrication, for TFT fabrication.
INTRODUCTION
The richness of the electrical, optical, and mechanical properties of two-dimensional (2D) materials has stimulated tremendous scientific enthusiasm and industrial development. Among these 2D materials, graphene, by virtue of its remarkable characteristics, has emerged as a subject of intense research since its first successful exfoliation using Scotch tape in 2004. 1, 2 Although graphene has generated a substantial amount of interest in research on 2D materials, its gapless nature remains a major obstacle, hindering its application in logical circuits. 3 As a result, an increasing amount of attention has been diverted to other potential 2D materials, such as atomically layered transition metal dichalcogenides (TMDCs), with physical and chemical properties that are complementary to those of graphene. In particular, molybdenum disulfide (MoS 2 ), one of the most stable TMDCs, is a layered semiconductor with weak interplanar van der Waals interactions that undergoes a direct-to-indirect and wide-to-narrow band-gap transition as its structure changes from a single layer to a bulk crystal. More recently, many studies on MoS 2 have fully illustrated its enormous potential for use in the fabrication of electronic components, field-effect transistors (FETs), gas or pressure sensors, 4 ,5 optical detectors, 6 and capacitors. 7 Depending on the number of layers of the applied MoS 2 films, the MoS 2 devices mentioned above generally fall into two categories: single-layer (SL) and multilayer (ML) MoS 2 devices. Special emphasis has been placed on monolayer MoS 2 devices because of a unique property of SL MoS 2 : its direct band gap of 1.8 eV. For example, monolayer MoS 2 is a promising material for optoelectronic applications that require high photoresponsivity 8 and strong photoluminescence. 9 In addition, sensors based on monolayer MoS 2 show more rapid and sensitive responses than those based on multilayer MoS 2 sheets. 10 Despite these merits, ML MoS 2 electronic devices are more attractive than their SL counterparts in many respects. Preparation of SL MoS 2 , either via the mechanical peeling-off method or the chemical vapor deposition (CVD) growth technique, is much more complicated than that of ML MoS 2 , thus increasing the cost of SL MoS 2 . Furthermore, from the physical property perspective, ML MoS 2 is expected to produce a higher driving current than SL MoS 2 because it has 3 times the number of density states 11 and because of the interlayer screening effect. 12 Another advantage of ML MoS 2 is that its indirect band gap varies only slightly with the number of layers, resulting in reasonably stable electrical properties.
FETs are among the most fundamental and essential components for the fabrication of electronic devices, serving as the building blocks for modern integrated circuits. The performance of FETs strongly influences or even predominantly determines the behavior of the entire circuit. Thin-film transistors (TFTs) are a special type of FET. Although the development of TFTs matured later than that of silicon-based technology, TFTs have drastically grown into a burgeoning industry with the spread of various display applications, such as liquid-crystal displays (LCDs) and light-emitting diodes (LEDs), which are the most prevalent uses of TFTs. To achieve desirable performance in terms of high on−off current ratio, high carrier mobility, and good mechanical flexibility, 2D materials are the natural choice for TFTs because of their inherent electrostatic integrity and enormous potential for tunability in their properties. 13 Many MoS 2 -based TFTs have been reported in various publications, which have demonstrated TFTs with excellent mechanical flexibility that can withstand a 0.75 mm bending radius, 14 enhancement of optical transparency by laser annealing, 15 and highly increased mobility achieved by addition of sol−gel ZrO 2 as a high-k dielectric layer. 16 Although tremendous advances have been achieved in TFTs fabricated from MoS 2 , there is still room for further improvement to satisfy the stringent requirements for future robust circuits, especially with regard to fabrication techniques and performance enhancement.
To date, the most common approach to nanodevice processing is a combination of mechanical exfoliation of MoS 2 with resist-based electron-beam lithography (EBL). 17−19 Other routes for the fabrication of more functional devices with well-defined MoS 2 films or electrodes via nanoimprint lithography, laser patterning, or photolithography have also been reported. 20−22 Although these techniques work well with diverse materials and/or can be used to achieve highresolution patterning, the low efficiency of the manufacturing process, the use of expensive equipment, and the timeconsuming nature of lithography processing for mask production severely impede their widespread application. As an alternative, the optically induced electrodeposition (OIE) technique, which was developed from the conventional dielectrophoresis (DEP) method, can afford precise control over the relative positioning of MoS 2 and electrodes, thereby ensuring their effective connection. Furthermore, metal electrodes with arbitrary shapes can be directly produced by use of a computer, which conveniently allows researchers to freely design electrodes with custom shapes, dimensions, and locations. Thus, conventional mask fabrication is avoided. Moreover, the customized metal electrodes are rapidly produced in a subsequent electrochemical reaction within a few seconds, and the entire production process is performed under ambient experimental conditions.
Previous reports have demonstrated that the metal-to-MoS 2 interface and the MoS 2 film thickness play significant roles in determining device performance. 23 Regarding electrode materials, Au is the most commonly chosen material and is widely adopted for metal electrodes because of its chemical stability and the good contact it can achieve with two-dimensional materials. 24, 25 However, according to a recent report, 26 Ag, which exhibits a smooth surface and excellent wettability on MoS 2 , has also been proven to form good metal contacts and may help to boost the electronic performance of MoS 2 devices. Although considerable work has been done to study both types of metal contacts, produced by fabrication techniques based on thermal evaporation or electron beam evaporation, 27,28 research on Au or Ag electrodes produced via OIE is still lacking. In addition, although the dependence of the extracted mobility on MoS 2 film thickness on an SiO 2 or poly(methyl methacrylate) (PMMA) substrate has been investigated, 29 to the best of our knowledge, no observations of this phenomenon have been reported for MoS 2 on an amorphous hydrogenated silicon (aSi:H)/indium tin oxide (ITO) substrate.
In this study, Au and Ag electrode-based multilayer MoS 2 TFTs were fabricated with the aid of the OIE technique. Multilayer MoS 2 films of various thicknesses were obtained via mechanical exfoliation, carefully deposited on an a-Si:H-based substrate, and selected after morphological measurements via atomic force microscopy (AFM). Subsequently, the growth of electrodes with customized shapes on the target MoS 2 films was completed within a few seconds via OIE. Then, TFTs with metal contacts of different roughnesses were fabricated for comparison. For the first time, we observed the variation of mobility with MoS 2 film thickness on an a-Si:H/ITO substrate. The produced MoS 2 -based TFTs were able to achieve an on− off current ratio of 10 4 , a subthreshold swing of 0.75 V/decade, and a mobility of 41 cm The upper planar electrode consisted of transparent glass coated with a conductive 120 nm thick layer of indium tin oxide (ITO). The lower planar electrode, serving as the substrate, consisted of predeposited 120 nm thick ITO and 1 μm thick a-Si:H, which were fabricated through plasma-enhanced chemical vapor deposition processing. The two parallel electrodes were vertically separated by a microfluidic chamber, approximately 50 μm in height, filled with a solution of metal ions, either silver nitrate (AgNO 3 ) or hypochlorite gold (AuHCl 4 ). A signal generator (Agilent 33522A) that generated an alternating voltage was applied between the two parallel electrodes. The pattern shapes of the electrodes were first designed by use of commercial personal computer software (Flash 11, Adobe) and were then transferred and projected onto specified locations with the aid of a digital LCD projector (Sony VPL-F400X) through a condenser objective (Nikon 50×/0.55). To achieve better visualization and realtime control of the device assembly, an imaging module consisting of a personal computer with an image acquisition card, a charge-coupled device (CCD; DaHeng Image DH-SV1411FC), and a microscope (OPTEM Zoom 160) was utilized to monitor the fabrication process. During fabrication, the OIE chip was fixed on a three-dimensional
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Research Article micromovement platform, which allowed the OIE chip to freely move in three-dimensional space. Although the fabrication area was limited to 800 μm in diameter, a larger fabrication area could be reached through moving the platform to change the fabrication position. By use of this system, the fabrication processing precision could theoretically reach the half-wavelength diffraction limit for visible light.
Preparation and Characterization of Multilayer MoS 2 films.
The mechanical cleavage method has been shown to be highly reliable in enabling the preparation of MoS 2 films from bulk, yielding films with a thickness of a few micrometers or even on the atomic scale. In our experiment, multilayer MoS 2 films were mechanically exfoliated (via repeated peeling) from commercially available crystals of molybdenite (SPI Supply) by the Scotch-tape cleavage technique and were subsequently deposited on a-Si:H/ITO substrates. Tappingmode AFM (Dimension ICON with NanoScope V controller, Bruker) was employed to perform measurements of surface topography and thickness.
2.3. Growth of Electrodes. After preparation of MoS 2 films and the OIE chip required for the experiment, electrodes were fabricated by the OIE technique. Approximately 100 mL of AgNO 3 or AuHCl 4 solution was injected onto the OIE chip along the gap between the two parallel electrodes. Then the predesigned electrode images were projected onto the surface of the photoconductive a-Si:H/ITO substrate by use of the digital equipment. By application of alternating voltage with appropriate amplitude and frequency, Ag or Au electrodes were fabricated. Because of the constraints concerning image resolution and the precision of the experimental equipment, the minimum dimension of the electrodes was approximately 2.7 μm. For preparation of MoS 2 TFTs with Ag electrodes, we selected alternating peak-to-peak voltage (V pp ) = 10 V with 50 kHz frequency and 100 mM silver nitrate solution. These experimental conditions yielded Ag electrode-based MoS 2 TFTs of the best quality. The minimum roughness of the successfully fabricated Ag electrodes was 22.9 nm. 
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Research Article OIE technique, had a sandwich structure, consisting of a microfluidic chamber between two parallel-plate electrodes, as shown in the inset of Figure 1a (photographic images of the OIE chip and the experimental setup can be seen in Figure S1 in Supporting Information). Figure 1b shows a schematic illustration of the fabrication process for MoS 2 TFTs. After the ML MoS 2 film was deposited on the a-Si:H/ITO substrate, an alternating electric field with a specific frequency was applied throughout the entire chamber, and the electrochemical reactions described by eqs 1 and 2 proceeded on the substrate. The operational principle of OIE and the underlying mechanism of this technique have been introduced in the literature 31 and are described in detail in Supporting Information (see Figure S2 ).
Prior to fabrication of MoS 2 TFTs via OIE, the experimental parameters should be carefully selected to ensure the success of the experiment. Solution concentration, deposition time, voltage amplitude, and frequency are all essential factors affecting electrode fabrication and will greatly influence the electrode preparation rate, surface roughness, and thickness. For example, we fabricated several MoS 2 TFTs using different solution concentrations within a 20 s deposition time and compared the formation of these TFTs, as shown in Figure 2 . It can be seen from Figure 2a−f that the preparation rate of the metal electrodes is closely related to the solution concentration. At lower solution concentrations (10−30 mM), the hollow parts of the green optical patterns were slowly filled with the reduced metal elements, as shown in Figure 2a −c, particularly at 10 mM, for which the hollow part remained nearly unchanged after 20 s. Moreover, as indicated by the blue arrow, the edges and shape of the electrodes formed at lower solution concentrations were seen to be more blurred and irregular than those of the electrodes fabricated at higher concentrations. At higher solution concentrations (50−200 mM), as shown in Figure 2d −f, the filling rate was much faster, and the hollow parts of the green optical patterns were rapidly filled with the reduced metal elements. However, an excessively high solution concentration, such as 200 mM, is not desirable. As shown in Figure 2i −iii, small tails or dendritelike structure were observed on the electrodes at 200 mM; these should be avoided because of their detrimental effect on electrode roughness.
In addition to preparation rate, surface roughness and thickness are also critical for electrode growth. Generally, electrodes should have sufficient thickness to ensure a normal connection between the electrodes and the semiconductor material. Typically, the thickness of the electrodes was in the range of approximately 1−2 μm. Meanwhile, the roughness of the electrodes determines the interfacial quality and can have a pronounced impact on the electrical performance of the device. A detailed discussion of parameter selection can be found in Supporting Information (see Figures S3−S6) .
The obtained MoS 2 TFTs with Ag and Au electrodes are shown in Figure 3a ,d. Scanning electron microscopic (SEM) images reveal that the Ag electrodes formed denser and smoother metal surfaces than did the Au electrodes. As can be Here, the lower planar ITO glass electrode, a-Si:H substrate, and patterned silver electrodes functioned as the back gate, dielectric layer, and source and drain electrodes, respectively. Channel width (W) and length (L) for the Ag electrode-based TFTs were 4 and 6.4 μm, respectively, and for the Au electrode-based TFTs they were 8.7 and 15.2 μm, respectively. From the transfer and output characteristics of MoS 2 TFTs presented in Figure 4 , both types of MoS 2 TFTs, based on either Ag or Au electrodes, exhibited n-type characteristics. Generally, MoS 2 -based metal-oxide-semiconductor field-effect transistors (MOSFETs) are more likely to show n-type behaviors because of the charge neutrality level of MoS 2 , which is located below the conduction band.
From the transfer curves shown in Figure 4a ,c, it can be deduced that the on−off current ratios for the Ag and Auelectrode-based TFTs were 10 4 and 10 3 , respectively. Then we can extract the subthreshold swing (SS), which is an important parameter in determining the switching speed of a device and should be minimized. SS can be evaluated by use of eq 3:
SS values for the Ag and Au electrodes are calculated to be 0.92 V/decade at a drain-source voltage of V ds = 3.5 and 1.47 V/ decade at V ds = 5 V. Thus, the SS for Ag electrode-based MoS 2 TFTs was better than that for their Au counterparts. Although the SS values for the Ag electrodes were slightly lower than the reported value of >1 V/decade 27 obtained for back-gate MoS 2 FETs on bare SiO 2 , the SS values observed for our devices are still much larger than the ideal SS for MoS 2 TFTs (∼60 mV/ decade). The large SS of our devices can be attributed to multiple factors, such as the relatively low dielectric constant and high thickness (∼1 μm) of the a-Si:H, the inferior interlayer state between sample and substrate, and the large Schottky barrier at the source-to-channel interface. 7 We now consider the mobility characteristics of our devices. Typically, the mobilities at low-and high-field voltages can be extracted from the expressions , respectively. For an Ag electrode-based MoS 2 TFT, μ low and μ high correspond to V ds values of 0.5 and 3.5 V, respectively. C ox is capacitance of the dielectric film; W and L are channel width and length, respectively; differential conductance can be extracted from the linear region at V ds = 3.5 V; and V th is estimated to be −4.7 V, as shown by the dotted black line in Figure 4a . For a-Si:H, ε r = 11.9 and ε 0 = 8.85 × 10 −12 ; thus, C ox = 9.7 × 10
. The values of μ low and μ high can thus be determined to be 27.2 and 32.7 cm 2 ·V −1 ·s
, respectively. Notably, the TFT output curves shown in Figure 4b primarily exhibit linear behavior. Therefore, it is more accurate to choose μ low to represent the mobility of the device. Notably, the disparity between the two mobility values is commonly ascribed to the existence of a Schottky barrier between electrodes and MoS 2 . Thus, the contact resistance between electrodes and active layer should be considered because it will dominate the potential difference between source and drain at high gate voltage (V gs ). However, this critical factor is ignored in the original calculation. To address this problem, we employ the method described in a previous publication 32 to more properly extract the mobility while eliminating the influence of contact resistance (R C ), yielding eq 4:
W L ds ox gs th ds C ds ds C
where R C has been found to be ∼7.5 kΩ, as calculated in Supporting Information. The potential drops caused by contact resistance are subtracted from eq 4. The peak mobility obtained by this method is ∼41 cm 2 ·V −1 ·s −1 , which is higher than the mobility of previously reported MoS 2 TFTs; 14,15 detailed calculations can be found in Supporting Information ( Figure  S7 ) .
Transfer and output curves for a MoS 2 TFT with Au electrodes are depicted in Figure 4c , respectively. Then, the contact resistance between Au electrodes and MoS 2 film is found to be ∼3.19 MΩ, which is much larger than that in the Ag-based device. After contact resistance is subtracted, the peak mobility of the Au electrode-based 
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According to the calculated results, the Ag electrode-based TFT in Figure 3a exhibited better electronic performance than did the Au electrode-based TFT in Figure 3d . Generally, the electronic performance of a device is strongly dependent on roughness of the substrate, properties of the semiconductor material and metal contacts, and insulation layer, among other factors. Here, Ag and Au electrode-based MoS 2 TFTs were all deposited on a-Si:H substrates produced by the same manufacturer, and device fabrication was conducted under the same experimental temperature and humidity conditions. Thus, these external influence factors can be safely ruled out. Other possible causes of the difference in performance between Ag and Au electrode-based TFTs include metal contacts and thickness of the MoS 2 film; these will be discussed separately.
3.3. Impact of Metal Contacts. The lower work function of Ag of 4.26 eV (Au, 5.4 eV) will naturally generate a narrower energy gap between electrodes and semiconductor layer, thereby leading to efficient carrier injection and improved electrical performance. Moreover, the surface roughness analysis presented in Figure 3b ,c,e−h reveals that a smoother interface was formed between Ag and MoS 2 (RMS 37.8 nm) than that between Au and MoS 2 (RMS 71.5 nm). For comparison, Ag and Au electrodes on MoS 2 with various surface roughnesses should be produced. Unfortunately, attempts to do so failed because of the difficulty of fabricating Au electrodes on MoS 2 . The entire OIE process for Au electrodes is extremely difficult to control, and very few Au electrode-based TFTs were obtained. As described in eq 2, the reduction of Au atoms requires a higher activation energy, which is provided by an external electrical power source. Thus, a higher voltage is necessary to fabricate Au electrodes. However, an excessively high electric voltage will directly cause damage to the surface of the a-Si:H substrate, thereby leading to failure of the experiment. Even when an appropriate threshold voltage was chosen by chance, most of the obtained Au-MoS 2 TFTs did not exhibit transistor characteristics. This phenomenon might be attributed to the longer fabrication time of these devices. To obtain electrodes of the same thickness, Au electrodes usually require 4−5 times the deposition time required for Ag electrodes to complete their growth. This slower electrode growth will lead to a looser electrode structure, which appears to severely affect normal functioning of the resultant device by producing more disconnection points on the electrodes. For this reason, only Ag electrode-based MoS 2 TFTs with various surface roughnesses were investigated. Figure 5 presents electronic characteristics of MoS 2 TFTs with Ag electrodes with roughnesses of 30.6, 75.7, and 134 nm. As shown in Figure 5b ,e,h, the transfer curves were measured at fixed V ds values (0 and 0.5 V) while V gs was scanned from −10 to 10 V. It is evident that the curves for electrodes with smoother surfaces exhibit sharper subthreshold slopes and narrower subthreshold regions. Furthermore, magnitudes of the on-state current for the various roughnesses vary significantly. According to previous reports, 33 ,34 a larger SS value may originate from the effect of tunneling through the Schottky barrier, and a higher on-state current density, which reflects more effective carrier injection, is also closely related to the 
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On the basis of eq 3, SS values were extracted from the I ds − V gs curves corresponding to V ds = 5 V. SS values for the three different electrode roughnesses, in order of increasing roughness, were 0.906, 2.43, and 4.125 V/decade. According to a previous publication, 23 the relationship between the Schottky barrier and V gs can be described by Φ B + Φ B0 = γ|V gs − V FB | when the gate voltage V gs is sufficiently negative (V gs < V FB ). Φ B and Φ B0 are the effective and true Schottky barrier heights, respectively, and V FB is the termination point of the linear relationship between Φ B and V gs (when V gs > V FB , the relationship will deviate from linearity, and the value of Φ B will dramatically decrease, no longer showing any relationship to γ). The factor γ can be extracted from the equation SS = γk B T ln 10, where k B is the Boltzmann constant and T is temperature. Thus, for a given V gs , a larger γ will lead to a greater Schottky barrier because of the positive proportional relationship. More specifically, a rougher metal contact with greater SS will possess a larger value of Φ B .
Drain currents were measured while V ds was increased from 0 to 5 V and V gs was varied from −10 to 10 V in steps of 5 V. As is clearly shown by the transfer and output curves of Figure 5 , I ds decreased by 1−2 orders of magnitude as the roughness of the electrodes changed. We adopt the following equation . If the temperature is kept constant, the on-state current I ds varies inversely with Φ B . Thus, a rougher metal contact with a lower on-state current magnitude has a larger value of Φ B .
A simple analysis of the relationship between roughness and Schottky barrier implies the existence of a larger Schottky barrier at a rougher metal−MoS 2 interface. We speculate that chemical reactivity may more easily occur on a rougher surface, such as the adsorption of oxygen and hydrogen molecules; the exact reasons for and values of the Schottky barrier remain to be further explored in the future. Based on the analysis presented above, the metal−MoS 2 contacts play a critical role in the electronic performance of our devices. For this reason, the electrode roughness of subsequently produced Ag electrodebased MoS 2 TFTs was controlled to lie within the range 30−35 nm by selecting appropriate deposition times and solution concentrations (as discussed in Supporting Information).
Impact of MoS 2 Film Thickness.
To analyze the impact of MoS 2 film thickness, several MoS 2 TFTs with varying film thicknesses were fabricated. For the reasons discussed above, these MoS 2 TFTs were all based on Ag electrodes because of the fabrication difficulty and inferior electronic performance of Au electrodes. The experiments were conducted under identical conditions to minimize the impact of external factors on the metal electrodes. By use of the mobility-extraction method introduced above, the mobilities for MoS 2 TFTs with film thicknesses of 10−60 nm were obtained (further details are provided in Table S1 in Supporting Information), which clearly revealed a nonmonotonic dependence on MoS 2 film thickness. To understand the underlying mechanism of this dependence, we employed a resistance network of the type introduced in ref 36 to describe the backgate transistor geometry of our devices, as shown in Figure 6a . Several relevant parameters, such as Schottky barrier resistance (regarded as the contact resistance between metal and MoS 2 for convenience), Thomas−Fermi screening charge length (λ), and interlayer resistance of MoS 2 (R C ), were necessary to simulate the dependence of mobility on film thickness. The mobility range was defined as 0.1−80 cm , considering the relatively low mobility of MoS 2 TFTs. According to Thomas− Fermi screening theory, 37, 38 electric field screening will induce a charge on each layer of the MoS 2 film; the strength of this screening is determined by the Thomas−Fermi screening charge length λ, which represents the capability of transferring charge carriers from the bottom layer (the layer adhered to the a-Si:H/ITO substrate, where the MoS 2 thickness is zero) to the upper layers. 39 A larger value of λ results in more extensive charge transfer and the injection of more carriers into the upper layers. Consequently, the layers closer to the bottom will experience a larger mobility decrease due to carrier loss. As plotted in Figure 6b , the case of λ = 9 nm obviously shows a larger-scale mobility decrease than does the case of λ = 2 nm. When the interlayer resistance R int is considered, however, the previously mentioned injection of carriers into the upper layers is markedly hindered. As is vividly illustrated in Figure 6c , the mobility of the layers closer to the bottom is not severely affected, but the mobility of the upper layers clearly declines as the value of R int increases. Similarly, R C , the resistance between metal electrodes and MoS 2 film, will also enhance the decrease in mobility. From the simulation results shown in Figure 6c , it is seen that Au electrode-based MoS 2 TFTs, with their larger metal contact resistance, will have a much lower mobility than Ag electrode-based MoS 2 TFTs.
On the basis of the model established above, we adopted values of λ = 9 nm and R int = 1.6 kΩ to fit the experimental data. As seen from the comparison shown in Figure 6d , the experimental results generally exhibit a nonmonotonic dependence of mobility on MoS 2 thickness, which is consistent with the simulation results. However, a large discrepancy between simulated and experimentally measured mobility values is observed. For TFTs, good metal contacts and a high-quality interface between insulator and semiconductor material are the two critical factors for improving electronic performance. 40, 41 Although metal contact resistance was included in the simulation, interfacial quality was not considered. Hence, it is necessary to further analyze the impact of interfacial quality. For our devices, an a-Si:H film functions as the dielectric layer, with a roughness of 3.5 nm ( Figure S8 
where q is electron charge and T is temperature. Figure 6d and Table S1 in Supporting Information. The dependence of mobility on film thickness may be attributed to the fact that additional MoS 2 layers can act as capping layers and contribute to resisting long-range disorder, thereby enhancing the device mobility, as described in ref 31 . An excessive number of MoS 2 layers, however, will have an adverse effect on carrier injection and lead to a decrease in mobility, according to the established model. Therefore, selection of an appropriate thickness for the MoS 2 film will help to enhance electronic performance.
According to the experimental results, MoS 2 TFTs with Ag or Au electrodes fabricated by the OIE technique exhibit transistor characteristics, demonstrating the effectiveness of the OIE technique. Many factors contribute to the superior electronic performance of MoS 2 TFTs compared with other TFTs. For instance, OIE-based electrode fabrication is naturally an in situ process of reduction, deposition, and crystal growth. It allows the physical connectivity of metal atoms to be preserved to the greatest possible extent. Moreover, the good quality of the metal−semiconductor interface is inferred from our calculations of contact resistance, which takes values of approximately 7−13 kΩ for our devices, lower than those for some transistors obtained via other techniques. 43, 44 Additionally, nanofilms obtained via mechanical exfoliation are relatively flat and of higher quality compared with their CVD-grown counterparts. All these factors contributed to the higher mobility of our devices compared with other TFTs. Overall, the electronic performance of our TFTs is still much weaker than those of many MoS 2 TFTs, which are greatly enhanced by deposition of a high-k insulator, such as HfO 2 or Al 2 O 3 , 45 and by application of an annealing process. 46, 47 In addition, the minimum dimension of the electrodes was limited to 2.7 μm because of constraints related to image resolution and the precision of the experimental equipment. Further research will be required to improve upon these aspects of the TFT fabrication procedure presented here.
CONCLUSION
In summary, ML MoS 2 TFTs with Au and Ag electrodes can be fabricated by OIE. The superior electronic characteristics of Agbased devices compared with those of Au-based devices illustrate the advantages of Ag−MoS 2 contacts. Our findings show that the roughness of metal electrodes produced via OIE significantly influences electronic performance of the resulting MoS 2 TFTs. By fabricating Ag−MoS 2 TFTs with various flake thicknesses, we observed a nonmonotonic trend in mobility that was closely related to the thickness of MoS 2 films. TFTs with MoS 2 film thicknesses of 30−40 nm exhibited the best performance, which was far superior to that of conventional amorphous silicon-based TFTs. Unlike the conventional technique, no lithography procedures are required in any step of the fabrication process. Moreover, the presented technique serves as a step toward realizing larger-scale, more complex integrated circuits by using a convenient, flexible, and low-cost technology that can be widely generalized for device fabrication using other emerging two-dimensional materials. 
